

DOT MATRIX LCD 64-OUT SEGMENT DRIVER

■ GENERAL DESCRIPTION

The NJU6417C is a serial input, 64-out segment driver for dot matrix LCDs, especially useful as extension driver for LCD controller drivers like NJU6408B.

It consists of 64-bit (two of 32-bit) shift register, 64-bit latch, and 64 high voltage LCD drivers.

The shift direction of each 32-bit shift register can be set independently to each other, consequently the efficient extension driver allocation according to the number of characters and easy wiring with the LCD panel can be performed.

As the 64-driver have 4 level voltage inputs to drive the LCD, adjustable driving voltage according to the LCD panel can be supplied from the external power source.

■ FEATURES

- 64 Segment Drivers
- 64-bit Shift Register


(Two of 32-bit Shift Registers)

Shift Direction of each 32-bit


Shift Registers Selection

- Two of Shift Direction Select Terminal
- Duty Ratio 1/8 to 1/16
- Fast Data Transmission (Shift Clock 6 MHz max.)
- External Power Supply for LCD Driving Voltage
 - LCD Driving Voltage --- V_{DD} 3V ~ V_{DD} 13.5V
- Operating Voltage --- 5 V ± 10 %
- Package Outline --- QFP 80
- C-MOS Technology

■ BLOCK DIAGRAM




■ PACKAGE OUTLINE



NJU6417CF



PIN CONFIGURATION



■ TERMINAL DESCRIPTION

No.	SYMBOL	F U N C T I O N
1~28 37~68 77~80	SEG₁~ SEG ₆ ₄	LCD segment driving terminal. Each terminal corresponds to each bit of shift register
29 33	10A2 10A1	Data input/output terminals for 1st to 32nd bits shift register. Display data is input (output) synchronized with clock pulse. Input or output is selected by SHL; terminal.
32 74	IOB ₁ IOB ₂	Data input/output terminals for 33rd to 64th bits shift register. Display data is input (output) synchronized with clock pulse. Input or output is selected by SHL2 terminal.
34	SCL	Shift register clock pulse input terminal. The data is shifted in the shift register by the falling edge of the clock pulse. A data setup time and hold time are required between data input and SCL. Clock pulse rising time (I _{RS}) and falling time (I _{RS}) should be set less than 50ns respectively.
35	LP	Latch pulse input terminal. The data in the shift register is latched to the Latch by this signal. "H": Data writing, "L": Data latch
36	LM	Alternate signal input for LCD driving.
69, 71 70	V ₅ , V ₃	LCD driving power source terminals. VDD≧V2≧V3≧V5, VDD≧V38≧V5
72 73	V _{DD} Vss	Power supply terminal (connect to the controller's VDD terminal) Power supply terminal (connect to the controller's Vss terminal)
75	SHL 1	Shift direction and input/output control terminal(Pull-up R). "H" or Open: Shift direction is from 1st bit to 32nd bit. "L" : Shift direction is from 32nd bit to 1st bit.
76	SHL ₂	Shift direction and input/output control terminal(Pull-up R). "H" or Open: Shift direction is from 33rd bit to 64th bit. "L": Shift direction is from 64th bit to 33rd bit.
54	NC	Non connection.



■ FUNCTIONAL DESCRIPTION


(1) Shift register control

The 64-bit shift register is divided into two of 32-bit shift register.


The shift direction of each 32-bit shift register can be set independently to each other shown in below.

Control Terminal	Input	Shift Direction			
OU!	"H" or Open	10A ₁ → 10A ₂			
SHL	"L"	10A₁ ← 10A₂			
O.U.	"H" or Open	10B₁ → 10B₂			
SHL ₂	"L"	10B ₁ ← 10B ₂			


(1-1) When the terminals SHL_1 and SHL_2 are "H" or open, the data shift from SEG_1 to SEG_{64} .



(1-2) When the terminals SHL1 and SHL2 are "L", the data shift from SEG_{64} to SEG_{1} .



(1-3) Reversed sift direction to each other is also available. $SEG_1 \rightarrow SEG_{32} \rightarrow SEG_{64} \rightarrow SEG_{33}$ example is shown in below:





(2) LCD driver output truth table.

Input Data	Selection/Non-selection	LM	Driver Output (SEG: to SEG:4)			
"H"	0.1.1:	Н	V ₅			
	Selection	L	VDD			
"L"	N 1 1'	Н	۷з			
	Non-selection	L	V ₂			

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V DD	- 0.3 ~ + 7.0	٧
Supply Voltage (2) Note 1)	V _{DD} ~ V ₅	V _{DD} -13.5 ~ V _{DD} +0.3	٧
Input Voltage	Vin	- 0.3 ~ V _{DD} +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 150	ဗ

Note 1) The relation : $V_{DD} \ge V_2 \ge V_3 \ge V_5$ must be maintained.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics


(V_{DD} =5V \pm 10% , Ta=-20 \sim +75 $^{\circ}$ C)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNIT
	Vін	LM, LP, SHL ₁ , SHL ₂ Terminals		0.8V _{DD}		V _{DD}	v
Input Voltage	VIL					0.2VDD	٧
	11111	V _{IH} =V _{DD}	LM, LP Terminals			1	,
	liki	V:L=0V				- 1	
Input Current	11H2	V _{IH} =V _{DD}	SHL ₁ , SHL ₂ Terminals			1	uA
	111.2	V:L=0V		- 10	- 15	- 25	
	Vон	lo=- 40uA		4.2			V
Output Voltage	Vol	I₀= 400uA	Terminals			0.4	
Driver On-resistance	Ron	ld=0.05mA	SEG: ~ SEG: 4 Terminals			30	kΩ
Operating Current (Logic Part)	Isso	LM,LP=130us cycle, SCL=1.5MHz Every one bit Inverted Data. No Load.			0.85	1.2	mA
Operating Current (LCD Driver Part)	Іѕѕно	LM,LP=130us cycle, SCL=1.5MHz Every one bit Inverted Data. No Load.			70	100	uA
LCD Driving Voltage	VLGD	V _{DD} - V ₅		٧ _{¤¤} -3.0		V _□ 13.5	٧




AC Characteristics


PARAMETER	SYMBOL	CONDITIONS	MEN	TYP	MAX	UNIT
Propagation Delay Time	TPLH (HL)	·			150	ns
Maximum Operating Frequency	fscL	Duty = 50 %			6	MHz
SCL Pulse Width	Tws		63			ns
LP Pulse Width	TwL		110			ns
Set up Time	Tset		50			ns
SCL → LP Time	TsL		100			ns
LP → SCL Time	Tus		0			ns
Data Hold Time	THOLD		30			ns
SCL Rise, Fall Time	Trs, Trs				50	ns
LP Rise, Fall Time	T _{RL} , T _{FL}				1	us






TIMING CHART






■ SEGMENT SIGNAL OUTPUT TIMING



PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
LP - SEG Output Delay Time	TLPSD	C _L = 100pF			4.5	us
LM - SEG Output Delay Time	TLMSD	C _L = 100pF	<u> </u>		4.5	us_









M APPLICATION CIRCUITS

(1) 20-character 2-line Display Example (Combine with NJU6408B)



(2) 40-character 2-line Display Example (NJU6408B + NJU6417C x 2 + NJU6407C)



NJU6417C

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.